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Abstract—This paper presents the circuit model that is
used for the cross-coupled charge pump design algorithm.
Symbolic description of the pump stage model as an
analog functional block for high-voltage application is
firstly discussed. Design process has been done by using
simplified BSIM model equations assuming the long
channel MOSFET. Characteristics have been verified by
ELDO Spice and compared with the found relationships.
Static and dynamic parameters of the subcircuit have
been tested in two-stages structure by LT Spice simulator.
Analysis results show the consistency between model and
real circuits characteristics under given conditions. Com-
plex model provides the reliable results for significantly
smaller strange capacitances in comparision with the
main pump capacitances. The model can be used for
design and prediction of the pump parameters without
long-time simulation process. The strong inversion region
of MOSFET is expected, thus equations are correct for
other MOSFET models that are used in chip design
(PSP).
Keywords - Cross-coupled charge pump, model, simula-
tion, strong inversion, symbolic description.
I. INTRODUCTION
Cross-coupled charge pump is an advanced architec-
ture of two-phase SC circuits designed for low-power
applications on the chip. Circuit draft via the numerical
analysis is unefficient from the view of the computional
time. An important finding is to ensure a sufficiently
Fig. 1. Cross-coupled charge pump [5].
high voltage gain GV at each stage, so that the pump
function is correct. The basic condition GV > VTH/2
takes into account threshold voltage of switch transistor
VTHMsi but must also comply to treshold voltage
voltage of the inverter transistors MPi and MNi,
labeled VTHMPi and VTHMNi . Threshold voltages are
different in the same technology process due to body
effect ([2], [4], [5]). Therefore, generalized condition
for the charge pump, which will be considered, has the
following form:
VTHMsi
2
< GV >
|VTHMPi |+ VTHMNi
2
. (1)
The previous research has been focused on the on
the theoretical and practical analysis of the cross-
coupled charge pump [5], [6]. Analysis results show
the charge pump description based on the equivalent
digitals models does not comply with the simulation
results of the real structure [5]. Corresponding wave-
forms were shown in [1], [5]. Thus, an alternative
view on the issue has been offered. If condition (1)
is not valid, this system may have a discontinuous
character, as it was verified by simulation [5]. Maximal
voltage gain is one of the main design criteria for
pump transistors sizing [1]. For example, the CMOS
inverter draft for voltage converters is different from
the draft for digital applications. The minimal cross
current condition means the asymmetry of the voltage
transfer characteristic [1].
In this paper, the attention will be focused on the
symbolic description of the pump functional blocks as
an analog circuits. Simplified BSIM model equations
for high-voltage applications ([1], [2], [4]) are used for
this purpose (long channel transistors) . All equations
were verified by simulation in ELDO Spice. The found
analytical formulae of the subcircuit are tested in N-
stage model by LT Spice in order to achieve the con-
currence between model and real circuit characteristics.
The main benefit is to find the design algorithm in-
cluding the relationships for optimal transistors sizing
and other pump parameters arising from the input
application requirements. The strong inversion of the
MOSFETs is expected, in which the behavior models
is correct [3] compared with the real measured curves
(BSIM, PSP) in the specified technology process.
II. ANALYTICAL MODEL OF THE PUMP STAGE
The cross-coupled charge pump stage contains the
CMOS inverter, which is powered by internal voltages
V1 and V2. DC voltage source Vin demonstrates the
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slow internal pump voltage change during the phase
of the clock signal, i.e. charge/discharge of the main
capacitor(s). The voltage on the main capacitor can
theoretically achieve value V2 in the passive interval
and it will be doubled, i.e. 2V2 ≤ V1, in the active in-
terval of the clock signal. Consequently, input voltage
value may be continuously changed in the maximal
range Vin ∈ 〈0,V1〉. The input voltage Vin is setting
Fig. 2. Diagram of the cross-coupled charge pump stage
both the inverter cross current Icross and switch current
IS through the inverter voltage transfer characteristic
(VTC). Their influence on the pump properties is
reported in [5]. Analytical expression of the inverter
cross current characteristics (ICC) Icross is determined
by the drain current of the MPi or MNi transistor in
saturation region, labeled IDsatN(P ), and it is divided
into three cases according to the input voltage [1]:
Icross =
IDsatN |VGS = Vin − V2, for C1IDsatP |VSG = V1 − Vin, for C2
0, otherwise
(2)
where C1 is: V2 + VTHMN ≤ Vin ≤ VSP and C2
is: VSP ≤ Vin ≤ V1 − |VTHMP |. Calculation of
the iverter switching point VSP for BSIM model is
specified in [1]. Derivation of the VTC is based on
the fact, that the drain current of both the MOSFETs
must be equal for each of the operating regions [4].
However, the complex expression is not necessary for
practical results. Providing the long channel MOSFET,
the VTC is linearized beween voltage levels VIL and
VIH , where the valid logic levels are not defined. Then,
Vout(Vin) ≈

V1, for Vin ∈ I1
V1−V2
VIL−VIH (VIN − VIL) + V1, for Vin ∈ I2
V2, for Vin ∈ I3,
(3)
where I1 = 〈V2,VIL〉, I2 = 〈VIL,VIH〉 and I3 =
〈VIH ,V1〉 Estimation of the parameters VIL and VIH
is based on the condition I˜cross = 0, where I˜cross
specifies the relationship for the linearized ICC in both
of the intervals [1] that are listed in Eq. 2.
Charge pump model application in simulator is
additionaly completed by equations for other cases,
when the basic condition (1) may not be satisfied. If
the inverter is operating in subtreshold region, then its
output voltage between input voltages VIH and VIL
can be high enough so that, the gate-source voltage
of the switch transistor will be grater than threshold
voltage, i.e. IS > 0. Extereme case also takes into
account inverse operating mode of the inverter, when
V1 < V2. These can occur, for example, during the
rise time when the pump output voltage starts from 0
to the final value in steady state, for low power supply
voltage, VDD → VTH , overlap of the clock signals....
VTC of the CMOS inverter in subtreshold region (cross
current is considered zero) is derived by using the
subtreshold drain current equation of the MOSFET. It
can be expressed as [2],
IDs = I0 · e
(
VGSeff
−VTH−Voff
nVt
)
︸ ︷︷ ︸
IS0
·
[
1− e−
VDS
Vt
]
, (4)
where n is subtreshold swing parameter, Vt is thermal
voltage, VGSeff is effective gate-source voltage, Voff
is offset voltage, which determines channel current at
VGS = 0 and
I0 = µ
WMs
LMs
√
qεSiNDEP
2φs
V 2t , (5)
where µ is mobility, q is electron charge, εSi is
permittivity of silicon, NDEP is depletion doping con-
cetration and φs is surface potential. Respecting Eq. 4
and Vgseff = VGS
1, the VTC is given by
Vinv (Vin) = Vt · ln
(
−1
2
IS0N − IS0P − ζ
IS0P e
−V1Vt
)
|n=1,
(6)
where
ζ =
√
4IS0P IS0N e
V2−V1
Vt + (IS0N − IS0P )2,
I0N(P ) is the drain current of the MNi (MPi) MOSFET
for VGSN = Vin − V2 and VSGP = V1 − Vin.
Fig. 3. Voltage transfer characteristics of the CMOS inverter for
V1 < V2
Equation (6) is valid even if both the MOSFETs are
OFF, therefore VGSN ≤ 0 ≥ VSGP . Then, the output
voltage for case V1 < V2 is determined by the output
1Expression is not very accurate because the effective gate-source
voltage is not considered. Drain current calculation error strongly
depends on the specific vales of the bias voltages–error increses,
when VGS is near zero point.
resistance (drain-source) of each of the MOSFETs.
This characteristic is shown in Fig. 3.
Now, the switch current IS inclusive of its orienta-
tion will be analyzed. Thus, Drain and Source electrods
of the MSi transistor are not distinguished in the
scheme. Under the basic condition (1), MSi transistor
is always ON in the interval Vin ∈ 〈0,V2) because
vinv ≈ V1 and VTHMSi < VTHMNi in the same
technology process (Bulks of NMOSs are connected
to the same potential). It means that main capacitor is
charged during this phase and the current direction is
positive (IS > 0) in conformity with the orientation of
IS matched in Fig.2. Moreover, the switch transistor is
operating in triode region, labeled IDS0F , as it can be
proved by using the saturation Drain-Source voltage
equation [1], [2]. The current direction is reversed
Fig. 4. Reverse current of the switch transistor vs. input voltage
(IS < 0), when the input voltage exceeds value V2.
Than drain current is controlled by the constant voltage
VGS ≈ V1−V2, while Drain-Source voltage is increas-
ing (the primary function of the D and S electrods is
exchanged). The switch transistor MSi should be OFF
in ideal case because the charge transport is realized
to the next pump stage at this phase. However, reverse
current ISR increases until Vin ≤ VIL. Gate-source
voltage decreases quickly in the interval 〈VIL,VIH〉
and VDS voltage change is neglibly small. Thus, the
drain current achieves the maximal value at VIL and
it will be OFF at Vin ≈ VSP . The reverse current
characteristic is shown in Fig.4. Total current IS is
given by the following formula:
IS(Vin) ≈

IDS0F , Vin ∈ 〈0,V2)
ISR , Vin ∈ (V2,VSP 〉
0, Vin ∈ (VSP ,V1〉
(7)
Reverese current through the MD transistor is zero,
due to shorted electrods G and S for the negative
orientation of ID.
III. SIMULATION OF THE PUMP MODEL PROPERTIES
Pump model was created for the test purposes by
LT Spice. Subcircuit of the i-pump stage XS is shown
in Fig. 5a. Internal structure includes two nonlinear
dependent current sources controlled by the voltage at
the output terminals also insluding Eq. (3,6). Feed-
back voltage VFB terminal is used for connecting
to the output terminal OUT of the next stage. It
corresponds to the inverter supply voltage V1 from
Fig. 2. Current source BI1 represents both the currents
(a) (b)
Fig. 5. Subcircuit of the i-pump stage (a) and the last stage (b)
through the diode, labeled ID, and switch transistor
(reverse+forward current), labeled IS , and BI2 models
the inverter cross current, labeled Icross. Subcircuit
of the last stage XLS (Fig. 5 b) is different from
the other stages–two controlled sources only repre-
sent the drain currents through the diode transistors
MDN+1 and MDN+2 . Functional dependence between
the currents and the control voltages i = f(v) follows
from Equations (2-6). A Comparison of the parameters
between the model and real circuit was tested in the
two-stages charge pump, see Fig. 6. Some real charge
Fig. 6. Two-stages charge pump model
pump properties have been analyzed by the profes-
sional simulator ELDO Spice including real models of
the components (library MGC Design Kit). Simulation
parameters are given in Tab.I.
TABLE I
SIMULATION PARAMETERS
Parameter Value
Temperature ϑ 24 ◦C
Supply voltage VDD 1V
CLK frequency fc 10MHz
Main capacitance C 10 pF
Parasitic capacitance Cs 0.6 pF
Load ressistance RL 100 k
Load capacitance CL 10 pF
Threshold voltage of VTH0N 0.35V
NMOS and PMOS at V=0
∣∣VTH0P ∣∣ 0.33V
Channel length of N(P)MOS L 1µm
W/L ratio of the MSi Ws/Ls 2
MPi Wp/Lp 20
MNi Wn/Ln 9
MDi Wd/Ld 20
Simulation results of the static and dynamic charac-
teristics are shown in Fig. 7.
(a)
(b)
Fig. 7. Comparison static characteristics between the pump model
and real circuit: Output voltage vs. load resistance (a) and supply
voltage (b)
Model does not contain the dynamic part of the
MOSFET model. If the the static characteristics of
the model and BSIM equations are in accordance
under given conditions, then pump losses caused by
the parasitic capacitances can be estimated from the
voltage drop of the real circuit in each of the nodes.
Original MOSFET parasitic capacitances are only rep-
resented by the capacitance Cs in the pump model. Its
approximate determination has not been known yet.
IV. CONCLUSION
Symbolic description of the functional blocks of the
cross-coupled charge pump was discussed in this paper.
Using BSIM model equations, the pump stage was
described as simple analog macro-model circuit. Ana-
lytical relationships have been used for optimal transis-
tors sizing in N-stage charge pump. All formulae were
verified by simulation in the professional design soft-
ware ELDO Spice, Design Architect-IC v2008.2 16.4
including the real component models in library MGC
Design Kit. Long channel and strong inversion region
of MOSFETs is expected, thus results are valid in
the specified technology process, for example PSP
models. The subcircuit of the pump stage was applied
in N-stages pump for testing purposes by simulator
LT Spice. Simulation results show conformity of the
model and real circuits assuming defined conditions.
Deviation of the output voltage increases, when the
node voltage(s) drop(s) bellow a certain limit (due
to low supply voltage, high load current,...) so that
MOSFETs are operating in subtreshold region, see Fig.
7b. This state is not suitable in high voltage circuit.
Dynamic part of model is omitted, it is provided
C  Cs. Then, dynamic parameters can be estimated,
as it is shown in Fig. 8. This part has been researched
now. The main benefit of the model is the subsequent
Fig. 8. Comparison dynamic characteristics (rise time) between the
pump model and real circuit
creation of the design algorithm respecting both the
input requirements (output voltage, load current, rise
time, etc.) and real circuits properties as temperature
effects, layout capacitances, etc.. The aim is to find the
solution (for given circuit parameters) without long-
time simulation process.
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